Seventh Sense Research Group
  • Home
  • Journals
  • For Authors
  • For Editors
  • For Reviewers

Call For Paper - Upcoming Conferences

  1. Home
  2. IJVSP
  3. Archive Details
IJVSP
Aim & Scope Editorial Board Paper Submission Current Issue Archives Publication Ethics Guidelines for Authors Guidelines for Editors Guidelines for Reviewer Indexing APC Mode of payment for APC Copyright template Paper template

Volume 3 Issue 2

Research Article | IJVSP-V3I2P101

Design of Robust and power Efficient 8-Bit Ripple Carry Adder using Different Logic Styles

Mangayarkkarasi M and Joseph Gladwin S

Research Article | IJVSP-V3I2P102

Design of a CMOS Multiplexer with Ultra Low Power using Current Mode Logic Technology

Dr.R.Carlo Novara and Mohamed Djemai

Research Article | IJVSP-V3I2P103

Aninnovative Method in Designing Multiprocessor using Multi-Threading Techniques

Youmin Zhang and Joaquim Blesa

Research Article | IJVSP-V3I2P104

Analysis and Optimization of a Floating Point Representation of a Complex Numbers using FPGA

Dr.A.Nitesh and J.Deveesh

Quick Links
  • Home
  • Journals
  • Call For Paper
Authors
  • Paper submission
  • Preparation Guidelines
  • Review Process
Editors
  • Reviewer Guidelines
  • Join as Editor
  • Special Issue Proposal
Events
  • Conferences
  • Awards
  • Special Issues
SSRG
  • Contact Us
  • Indexing
Follow Us
  • Facebook
  • LinkedIn
  • Twitter

© Seventh Sense Research Group - All rights reserved
Seventh Sense Research Group - License & Ethics SSRG site and its metadata are licensed under CC BY-NC-ND
Designed by Infodazz