Seventh Sense Research Group
  • Home
  • Journals
  • For Authors
  • For Editors
  • For Reviewers

Call For Paper - Upcoming Conferences

  1. Home
  2. IJECE
  3. Archive Details
IJECE
Aim & Scope Editorial Board Current Issue Archives Publication Ethics Guidelines for Authors Guidelines for Editors Guidelines for Reviewer APC Mode of payment Copyright template Paper template

Volume 4 Issue 7

Research Article | IJECE-V4I7P101

Performance Comparison of Pre-, Post-, and Symmetrical Dispersion Compensation using DCF for 64 x 40 Gb/s DWDM System

Sabina and Manpreet Kaur

Research Article | IJECE-V4I7P102

Construction and Design of Microcontroller Embedded Based Viscometer

P. Seshu Mani, Prof. S. Vijaya Bhaskara Rao and D. Uma Maheswara Reddy

Research Article | IJECE-V4I7P103

Schematic Design and Layout of Flipflop using CMOS Technology

Sana Ur Rahman and Tarana Afrin Chandel

Research Article | IJECE-V4I7P105

Minimization of Power for the Design of an Optimal Flip Flop

Kahkashan Ali and Tarana Afrin Chandel

Quick Links
  • Home
  • Journals
  • Call For Paper
Authors
  • Paper submission
  • Preparation Guidelines
  • Review Process
Editors
  • Reviewer Guidelines
  • Join as Editor
  • Special Issue Proposal
Events
  • Conferences
  • Awards
  • Special Issues
SSRG
  • Contact Us
  • Indexing
Follow Us
  • Facebook
  • LinkedIn
  • Twitter

© Seventh Sense Research Group - All rights reserved
Seventh Sense Research Group - License & Ethics SSRG site and its metadata are licensed under CC BY-NC-ND
Designed by Infodazz